All the eight LEDs will be simply connected to this shift register IC. The 3- pins of the shift register are needed to be connected to Arduino like pins 11, 12 & 14. The circuit diagram of 74HC595 IC for controlling LEDs is shown below. If we set this pin to low, we can get the o/ps. Once this pin is set to HIGH then the shift register is set to a high Impedance condition & o/ps are not transmitted. This pin is mainly used when we need to clear the register’s storage. Pin10 (SRCLR): It is the Shift Register CLR Pin. Pin12 (RCLK): It is the Register CLK pin that is used to observe o/ps on the devices which are connected to these ICs. Pin11 (SRCLK): It is the Shift Register CLK Pin that works like the CLK for the Shift Register because the CLK signal is given throughout this pin.
TIMING DIAGRAM SERIAL
Pin14 (SER): It is the Serial i/p Pin where the data is serially entered throughout this pin. Pin16 (Vcc): This pin is used to connect to the microcontroller otherwise Power supply because it is a 5V logic level IC. Pin9 (QH): This Pin is used to connect to the SER pin of a different IC & give the same CLK signal to both ICs so that they perform like a single IC including 16-outputs. Pin8 (GND): This GND pin is simply connected to the GND pin of the power supply ot microcontroller. Pins 1 to 7 & 15 (QB to QH & QA): These are the o/p Pins that are used to connect output devices like 7-segment displays and LEDs. The pin Configuration of 74HC595 is shown below where each pin is discussed below. This IC includes 16-pins and is available in different packages like SOIC, DIP, TSSOP & SSOP. So the first data output is ‘1000’Įndmodule 74HC595 IC SIPO Shift Register Circuit & Its WorkingĪ 74HC595 IC is an 8-bit serial in parallel out shift register, so it uses inputs serially and provides parallel outputs. If we apply the first clock pulse ‘1’ to the first flip flop, the data to be entered into the FF and QA becomes ‘1’, and remaining all the outputs like QB, QC and QD will become zero. Let’s take a 4-bit data input example like 1101. Initially, all the output will become zero so without CLK pulse all the data will become zero. Here, QA, QB, QC, and QD are data outputs. The second flip flops output ‘QB’ is connected to the third flip flops input DC, and the third flip flops output ‘QC’ is connected to the fourth flip flops input ‘DD. In the diagram, the first flip flop output ‘QA’ is connected to the second flip flop input ‘DB’. The construction of the SIPO shift register is shown above. The operation of this shift register is, first all the flip flops from the circuit from FF1 to FF4 have to RESET so that all the outputs of FFs like QA to QD will be at logic zero level so there is no parallel data output. The 4-bit SIPO shift register circuit is shown below. The working of the SIPO shift register is that it takes the serial data input from the first flip flop of the left side and generates a parallel data output. SIPO Shift Register Diagram Working of SIPO Shift Register
0 kommentar(er)
